Shopping Cart

No products in the cart.

BS EN IEC 62386-102:2022:2023 Edition

$215.11

Digital addressable lighting interface – General requirements. Control gear

Published By Publication Date Number of Pages
BSI 2023 88
Guaranteed Safe Checkout
Categories: ,

If you have any questions, feel free to reach out to our online customer service team by clicking on the bottom right corner. We’re here to assist you 24/7.
Email:[email protected]

PDF Catalog

PDF Pages PDF Title
2 undefined
7 Annex ZA (normative)Normative references to international publicationswith their corresponding European publications
9 English
CONTENTS
14 FOREWORD
16 INTRODUCTION
Figures
Figure 1 – IEC 62386 graphical overview
18 1 Scope
2 Normative references
3 Terms and definitions
21 4 General
4.1 General
4.2 Version number
22 5 Electrical specification
6 Bus power supply
7 Transmission protocol structure
7.1 General
7.2 16-bit forward frame encoding
7.2.1 General
7.2.2 Address byte
7.2.3 Opcode byte
Tables
Table 1 – 16-bit command frame encoding
23 8 Timing
9 Method of operation
9.1 General
9.2 Control gear
9.2.1 General
9.2.2 Control gear phases
Figure 2 – Control gear directly operating a light source
24 9.3 Dimming curve
25 Figure 3 – Dimming curve
Table 2 – Dimming curve tolerance
26 Table 3 – Dimming curve
27 9.4 Calculating “targetLevel”
9.5 Fading
9.5.1 General
28 9.5.2 Fade time
Figure 4 – Level over time, fading up and down
29 9.5.3 Fade rate
Table 4 – Fade times
30 9.5.4 Extended fade time
Table 5 – Fade rates
31 Table 6 – Extended fade time – Base value
Table 7 – Extended fade time – Multiplier
32 9.5.5 Using the fade time
9.5.6 Using the fade rate
33 9.5.7 System response to changes during a fade
9.5.8 System response to changes during standby and startup
9.5.9 Stopping a fade
9.6 Min and max level
34 9.7 Commands
9.7.1 General
9.7.2 Level instructions without fade
35 9.7.3 Level instructions initiating a fade
9.7.4 Configuration instructions
9.7.5 Queries
9.7.6 Special commands
9.7.7 Application extended commands
9.8 Command iterations
9.8.1 General
9.8.2 Command iteration of “UP” and “DOWN” commands
36 9.8.3 DAPC SEQUENCE (deprecated)
Figure 5 – Timing and response when executing command iteration
37 9.9 Modes of operation
9.9.1 General
9.9.2 Operating mode 0x00: standard mode
9.9.3 Operating mode 0x01 to 0x7F: reserved
9.9.4 Operating mode 0x80 to 0xFF: manufacturer-specific modes
9.10 Memory banks
9.10.1 General
38 9.10.2 Memory map
Table 8 – Memory types
Table 9 – Basic memory map of memory banks
39 9.10.3 Selecting a memory bank location
9.10.4 Protectable memory locations
9.10.5 Memory bank reading
41 9.10.6 Memory bank writing
42 9.10.7 Memory bank 0
Table 10 – Memory map of memory bank 0
44 9.10.8 Memory bank 1 (optional)
45 Table 11 – Memory map of memory bank 1
46 9.10.9 Manufacturer-specific memory banks
9.10.10 Reserved memory banks
9.11 Reset
9.11.1 Reset operation
9.11.2 Reset memory bank operation
47 9.12 System failure
9.13 Power on
48 9.14 Assigning short addresses
9.14.1 General
9.14.2 Random address allocation
Table 12 – Power on timing
49 9.14.3 Identification of a device
50 9.14.4 Direct address allocation
9.15 Failure state behaviour
9.16 Status information
9.16.1 General
Table 13 – Control gear status
51 9.16.2 Bit 0: Control gear failure
9.16.3 Bit 1: lamp failure
52 Figure 6 – Correlation between “lampFailure”, “lampOn” and “fadeRunning” bits
53 9.16.4 Bit 2: lamp on
9.16.5 Bit 3: limit error
9.16.6 Bit 4: fade running
9.16.7 Bit 5: reset state
9.16.8 Bit 6: missing short address
9.16.9 Bit 7: power cycle seen
9.17 Non-volatile memory
54 9.18 Device types and features
9.19 Using scenes
55 9.20 Current bus unit configuration
Table 14 – Scenes
56 10 Declaration of variables
Table 15 – Current bus unit configuration
57 Table 16 – Declaration of variables
59 11 Definition of commands
11.1 General
11.2 Overview sheets
Table 17 – Standard commands
63 Table 18 – Special commands
64 11.3 Level instructions
11.3.1 DAPC (level)
11.3.2 OFF
11.3.3 UP
11.3.4 DOWN
65 11.3.5 STEP UP
11.3.6 STEP DOWN
11.3.7 RECALL MAX LEVEL
66 11.3.8 RECALL MIN LEVEL
11.3.9 STEP DOWN AND OFF
11.3.10 ON AND STEP UP
67 11.3.11 ENABLE DAPC SEQUENCE
11.3.12 GO TO LAST ACTIVE LEVEL
11.3.13 CONTINUOUS UP
11.3.14 CONTINUOUS DOWN
11.3.15 GO TO SCENE (sceneNumber)
11.4 Configuration instructions
11.4.1 General
68 11.4.2 RESET
11.4.3 STORE ACTUAL LEVEL IN DTR0
11.4.4 SET OPERATING MODE (DTR0)
11.4.5 RESET MEMORY BANK (DTR0)
11.4.6 IDENTIFY DEVICE
69 11.4.7 SET MAX LEVEL (DTR0)
11.4.8 SET MIN LEVEL (DTR0)
11.4.9 SET SYSTEM FAILURE LEVEL (DTR0)
70 11.4.10 SET POWER ON LEVEL (DTR0)
11.4.11 SET FADE TIME (DTR0)
11.4.12 SET FADE RATE (DTR0)
11.4.13 SET EXTENDED FADE TIME (DTR0)
71 11.4.14 SET SCENE (DTR0, sceneX)
11.4.15 REMOVE FROM SCENE (sceneX)
11.4.16 ADD TO GROUP (group)
11.4.17 REMOVE FROM GROUP (group)
11.4.18 SET SHORT ADDRESS (DTR0)
72 11.4.19 ENABLE WRITE MEMORY
11.5 Queries
11.5.1 General
11.5.2 QUERY STATUS
11.5.3 QUERY CONTROL GEAR PRESENT
11.5.4 QUERY CONTROL GEAR FAILURE
11.5.5 QUERY LAMP FAILURE
11.5.6 QUERY LAMP POWER ON
11.5.7 QUERY LIMIT ERROR
11.5.8 QUERY RESET STATE
11.5.9 QUERY MISSING SHORT ADDRESS
73 11.5.10 QUERY VERSION NUMBER
11.5.11 QUERY CONTENT DTR0
11.5.12 QUERY DEVICE TYPE
11.5.13 QUERY NEXT DEVICE TYPE
11.5.14 QUERY PHYSICAL MINIMUM
74 11.5.15 QUERY POWER FAILURE
11.5.16 QUERY CONTENT DTR1
11.5.17 QUERY CONTENT DTR2
11.5.18 QUERY OPERATING MODE
11.5.19 QUERY LIGHT SOURCE TYPE
Table 19 – Light source type encoding
75 11.5.20 QUERY ACTUAL LEVEL
11.5.21 QUERY MAX LEVEL
11.5.22 QUERY MIN LEVEL
11.5.23 QUERY POWER ON LEVEL
11.5.24 QUERY SYSTEM FAILURE LEVEL
11.5.25 QUERY FADE TIME/FADE RATE
11.5.26 QUERY EXTENDED FADE TIME
11.5.27 QUERY MANUFACTURER SPECIFIC MODE
11.5.28 QUERY SCENE LEVEL (sceneX)
76 11.5.29 QUERY GROUPS 0-7
11.5.30 QUERY GROUPS 8-15
11.5.31 QUERY RANDOM ADDRESS (H)
11.5.32 QUERY RANDOM ADDRESS (M)
11.5.33 QUERY RANDOM ADDRESS (L)
11.5.34 READ MEMORY LOCATION (DTR1, DTR0)
11.6 Application extended commands
11.6.1 General
77 11.6.2 QUERY EXTENDED VERSION NUMBER
11.7 Special commands
11.7.1 General
11.7.2 TERMINATE
11.7.3 DTR0 (data)
11.7.4 INITIALISE (device)
Table 20 – Device addressing with “INITIALISE (device)”
78 11.7.5 RANDOMISE
11.7.6 COMPARE
11.7.7 WITHDRAW
11.7.8 SEARCHADDRH (data)
79 11.7.9 SEARCHADDRM (data)
11.7.10 SEARCHADDRL (data)
11.7.11 PROGRAM SHORT ADDRESS (data)
11.7.12 VERIFY SHORT ADDRESS (data)
11.7.13 QUERY SHORT ADDRESS
80 11.7.14 ENABLE DEVICE TYPE (data)
11.7.15 DTR1 (data)
11.7.16 DTR2 (data)
11.7.17 WRITE MEMORY LOCATION (DTR1, DTR0, data)
81 11.7.18 WRITE MEMORY LOCATION – NO REPLY (DTR1, DTR0, data)
11.7.19 PING
82 Annex A (informative) Examples of algorithms
A.1 Random address allocation
A.2 One single control gear connected to the control device
83 A.3 Using application extended commands
84 Annex B (normative) High resolution dimmer
85 Figure B.1 – Level behaviour in case of off-grid starting points
86 Bibliography
BS EN IEC 62386-102:2022
$215.11