IEEE C37.247-2019

$37.92

IEEE Standard for Phasor Data Concentrators for Power Systems

Published By	Publication Date	Number of Pages
IEEE	2019

Guaranteed Safe Checkout

Category: IEEE

If you have any questions, feel free to reach out to our online customer service team by clicking on the bottom right corner. We’re here to assist you 24/7.
Email:[email protected]

Description

New IEEE Standard – Active. A phasor data concentrator (PDC) is defined in this standard as a set of functions that may be performed on synchrophasor data. It describes the PMU measurement network and indicates the place of the PDC in it. The standard defines the minimum functions that a PDC should perform. The performance requirements for these functions are given, and the ways they can be tested are described. Cybersecurity is discussed, and while its importance is acknowledged in the overall system, it is beyond the scope of this standard, which is viewed as specific to PDC functions.

PDF Catalog

PDF Pages	PDF Title
1	IEEE Std C37.247™-2019 Front cover
2	Title page
4	Important Notices and Disclaimers Concerning IEEE Standards Documents
7	Participants
8	Introduction
9	Contents
10	1. Overview 1.1 Scope 1.2 Purpose 2. Normative references
11	3. Definitions, abbreviations, and acronyms 3.1 Definitions
12	3.2 Abbreviations and acronyms
13	4. Phasor data concentrator (PDC) functional requirements 4.1 Time alignment of data
17	4.2 Data forwarding
18	4.3 Communications
19	4.4 Data format and coordinate conversion 4.5 Reporting rate conversion
20	4.6 Phase adjustment
21	4.7 System monitoring
22	5. Performance requirements 5.1 PDC processing time requirements
23	5.2 Data processing accuracy 5.3 Robustness
27	Annex A (informative) PMU measurement system overview A.1 PMU measurement network A.2 PMU measurement system elements
28	A.3 Multiple data streams from PMUs and PDCs
29	A.4 PMU system communications and protocols A.5 Cybersecurity A.6 Environmental requirements A.7 Availability and reliability
30	Annex B (informative) Testing B.1 General description B.2 Test setup B.3 Test setup components/capabilities
33	B.4 Data/metadata/reports/storage B.5 Typical implementation
36	Annex C (informative) IEEE C37.118 related issues C.1 Sort-by-arrival function C.2 Rounding errors in time stamps/fracsec values C.3 Synchrophasor frame validity checks
37	C.4 Data error flags C.5 Configuration change bit C.6 Scaling factors for integer data
38	Annex D (informative) Wait time examples D.1 Absolute wait time
39	D.2 Relative wait time D.3 Wait times longer than transmission duration
41	Annex E (informative) Usage of relative wait time E.1 Issues to consider E.2 Estimating expected time stamp
42	Annex F (informative) Wait time determination from arrival latency table F.1 UTC synchronized clock available F.2 UTC synchronized clock not available
43	Annex G (informative) Bibliography
44	Back cover